BUK75/7608-40B

N-channel TrenchMOS standard level FET

Rev. 03 — 28 November 2007

Product data sheet

1. Product profile

1.1 General description

N-channel enhancement mode field-effect power transistor in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology.

1.2 Features

- Very low on-state resistance
- 175 °C rated

- Q101 compliant
- Standard level compatible

1.3 Applications

- Automotive systems
- Motors, lamps and solenoids
- General purpose power switching
- 12 V loads

1.4 Quick reference data

- \blacksquare E_{DS(AL)S} \leq 241 mJ
- $I_D \le 75 A$

- \blacksquare R_{DSon} = 6.6 mΩ (typ)
- Arr P_{tot} \leq 157 W

2. Pinning information

Table 1. Pinning - SOT78 and SOT404, simplified outlines and symbol

Pin	Description	Simplified outline		Symbol
1	Gate (G)			_
2	Drain (D)	[1] mb	mb	D
3	Source (S)	205		
mb	mounting base, connected to drain (D)	1 2 3 SOT78 (TO-220AR)	SOT404 (D2PAK)	mbb076 S
		SOT78 (TO-220AB)		

[1] It is not possible to make connection to pin 2 of the SOT404 package.



3. Ordering information

Table 2. Ordering information

Type number	Package				
	Name	Description	Version		
BUK7508-40B	TO-220AB	plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78A		
BUK7608-40B	D2PAK	plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)	SOT404		

4. Limiting values


Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	40	V
V_{DGR}	drain-gate voltage (DC)	$R_{GS} = 20 \text{ k}\Omega$	-	40	V
V_{GS}	gate-source voltage		-	±20	V
I_D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 2</u> and <u>3</u>	[1] -	101	Α
			[2] _	75	Α
		T_{mb} = 100 °C; V_{GS} = 10 V; see <u>Figure 2</u>	[1] -	71	Α
I_{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; see Figure 3	-	407	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>	-	157	W
T _{stg}	storage temperature		-55	+175	°C
Tj	junction temperature		-55	+175	°C
Source-o	drain diode				
I _{DR}	reverse drain current	T _{mb} = 25 °C	[1] -	101	Α
			[2] _	75	Α
I_{DRM}	peak reverse drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \ \mu s$	-	407	Α
Avalanci	he ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	unclamped inductive load; I_D = 75 A; $V_{DS} \le 40$ V; V_{GS} = 10 V; R_{GS} = 50 Ω ; starting at T_{mb} = 25 °C	-	241	mJ


^[1] Current is limited by power dissipation chip rating.

^[2] Continuous current is limited by package.




 $P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$

Fig 1. Normalized total power dissipation as a function of solder point temperature



[1] Capped at 75 A due to package.

Fig 2. Continuous drain current as a function of mounting base temperature



 T_{mb} = 25 °C; I_{DM} is single pulse.

[1] Capped at 75 A due to package.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

Thermal characteristics

Table 4. **Thermal characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	0.95	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient		<u>[1]</u> _	60	-	K/W
			[2] _	50	-	K/W

- [1] Vertical in still air; SOT78 package.
- [2] mounted on a printed circuit board; minimum footprint; SOT404 package




Fig 4. Transient thermal impedance from junction to mounting bast as a function of pulse duration

6. Characteristics

Table 5. Characteristics

 $T_i = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	naracteristics					
V _{(BR)DSS}	drain-source breakdown	$I_D = 250 \mu\text{A}; V_{GS} = 0 V$				
	voltage	T _j = 25 °C	40	-	-	V
		T _j = −55 °C	36	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; see <u>Figure 9</u> and <u>10</u>				
		T _j = 25 °C	2	3	4	V
		T _j = 175 °C	1	-	-	V
		T _j = −55 °C	-	-	4.4	V
I _{DSS}	drain leakage current	$V_{DS} = 40 \text{ V}; V_{GS} = 0 \text{ V}$				
		T _j = 25 °C	-	0.02	1	μΑ
		T _j = 175 °C	-	-	500	μΑ
I _{GSS}	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	2	100	nΑ
R _{DSon} drain-source on-state resistance	$V_{GS} = 10 \text{ V}$; $I_D = 25 \text{ A}$; see Figure 6 and 8					
	resistance	T _j = 25 °C	-	6.6	8	$m\Omega$
		T _j = 175 °C	-	-	15.2	$m\Omega$
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DD} = 32 \text{ V}; V_{GS} = 10 \text{ V};$	-	36	-	nC
Q _{GS}	gate-source charge	see Figure 14		9	-	nC
Q_{GD}	gate-drain charge		-	12	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$ see Figure 12		2017	2689	pF
C _{oss}	output capacitance			486	583	pF
C _{rss}	reverse transfer capacitance		-	213	291	pF
t _{d(on)}	turn-on delay time	$V_{DD} = 30 \text{ V}; R_L = 1.2 \Omega;$		20	-	ns
t _r	rise time	V_{GS} = 10 V; R_G = 10 Ω	-	51	-	ns
t _{d(off)}	turn-off delay time		-	20	-	ns
t _f	fall time		-	33	-	ns
L _D	internal drain inductance	from drain lead 6 mm from	-	4,5	-	nΗ
		package to center of die				
		from contact screw on	-	3.5		nΗ
		mounting base to center of die				
		SOT78				
		from upper edge of drain	-	2.5	-	nΗ
		mounting base to center of die				
		SOT404				
L _S	internal source inductance	from source lead 6 mm from	-	7.5	-	nΗ
		package to source bond pad				

Table 5. Characteristics ... continued $T_i = 25 \,^{\circ}$ C unless otherwise specified.

Symbo	ol Parameter	Conditions	Min	Тур	Max	Unit
Source	e-drain diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}$; $V_{GS} = 0 \text{ V}$; see Figure 15	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}$; $dI_S/dt = -100 \text{ A/}\mu\text{s}$;	-	53	-	ns
Q_r	recovered charge	$V_{GS} = -10 \text{ V}; V_{DS} = 20 \text{ V}$	-	44	-	nC




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values





Fig 7. Drain-source on-state resistance as a function of drain current; typical values.



 $a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature






Fig 9. Gate-source threshold voltage as a function of junction temperature




 $T_i = 25 \,^{\circ}C; V_{DS} = V_{GS}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage



T_j = 25 °C; V_{DS} = 25 V Fig 11. Forward transconductance as a function of drain current; typical values.



 $V_{GS} = 0 V; f = 1 MHz$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.






Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values



 $T_i = 25 \,^{\circ}C; I_D = 25 \,^{\circ}A$

Fig 14. Gate-source voltage as a function of turn-on gate charge; typical values.

8 of 14



 $V_{GS} = 0 V$


Product data sheet

Fig 15. Reverse diode current as a function of reverse diode voltage; typical values

Package outline

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB

SOT78A



1. Terminals in this zone are not tinned.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT78A		3-lead TO-220AB	SC-46		03-01-22 05-03-14


Fig 16. Package outline SOT78A (TO-220AB)

BUK75_7608-40B_3 © NXP B.V. 2007. All rights reserved.

SOT404 Plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped) mounting D_1 base Ā H_D |**→** | **e** | **→** |**~** Q → scale **DIMENSIONS** (mm are the original dimensions) D D₁ UNIT A₁ Ε Q H_{D} max. 4.50 1.40 0.85 0.64 10.30 15.80 4.10 1.27 0.60 0.46 1.20 9.70 14.80 REFERENCES EUROPEAN OUTLINE **ISSUE DATE** VERSION IEC JEDEC JEITA **PROJECTION** 05-02-11 SOT404 06-03-16

Fig 17. Package outline SOT404 (D2PAK)

8. Soldering



Revision history

Table 6. **Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK75_7608-40B_3	20071128	Product data sheet	-	BUK75_7608-40B_2
Modifications:	 The format of 	of this data sheet has been	redesigned to correct a	layout error.
BUK75_7608-40B_2	20071116	Product data sheet	-	BUK75_7608_40B-01
Modifications:		of this data sheet has been f NXP Semiconductors.	redesigned to comply w	rith the new identity
	 Legal texts l 	nave been adapted to the r	new company name whe	re appropriate.
BUK75_7608_40B-01	20030319	Product data sheet	-	-

10. Legal information

10.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

10.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

11. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

BUK75/7608-40B

N-channel TrenchMOS standard level FET

12. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications
1.4	Quick reference data
2	Pinning information 1
3	Ordering information
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Soldering 11
9	Revision history
10	Legal information
10.1	Data sheet status
10.2	Definitions
10.3	Disclaimers
10.4	Trademarks13
11	Contact information
12	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



